INTRODUCTION
PHYSICAL CONFIGURATION This is a description of a flash ADC system built for the A representation of the physical configuration of the FASTMark II experiment at the Stanford Linear Accelerator Center BUS portion of the system is shown in Figure 3 . The sub-(SLAS). This system was designed for use in the experiment's system is contained in two FASTBUS crates. 
GENERAL OPERATION
Approximately 380 analog signals from the Vertex Cliamber Detector are sent to the Flash Analog-to-Digital (FADC) modules via the Cable Amplifier& The FADC modules digitize the analog signals into 1022, 10 nanosecond samples for each input, with six bit amplitude resolution. The FADC modules also have the capability of detecting when the amplitude has exceeded a preset threshold value and also can detect when the amplitude drops below the threshold. Figure 2 shows the overall timing involved in the system. The RESET pulse clears any current mode and gets the FADC module into the Acquisition mode. In this mode the system will digitize the analog inputs with the timing derived from the High,Speed (HS) Clock. The next pulse to arrive is the START HS CLOCK. The timing of .this pulse is very important since the HS Clock is coherent with this pulse and all the timing for digitization is derived from this clock. The number of pulses in the HS Clock burst is determined by the timing generator. If further processingis desired a START PROCESSING signal must occur before the next RESET pulse arrives. The START PROCESSING signal will get the FADC module into the Processing mode, and will allow the Processing Clocks to provide timing for the processing to take place. When the processing cycle is complete the FADC module will drop out of the processing mode and will be accessible for FASTBUS operations. The spares are installed in the crates so that they can be powered-up and calibrated ahead of time. The on-board oscillator is on the I/O Controller board. The crates are not full -so there is room tq-add more modules necessary to access the FA2TBUS crate segments.
OPRRATING SPECIFICS Timing Generator
The timing generator diagram is shown in Figure 4 . The on-board oscillator is a commercial device built by Berkeley NucleoniceSome pertinent specifications: The timing generator has the capability of generating two timing strings -High Speed Clocks and Processing Clocks. When the Reset pulse arrives the timing generator starts jam transferring the acquisition number into the length counter, and sends out an ACQUISITION pulse to the FADC modules. It also clears a Start Inhibit latch. When the START HS CLOCK pulse arrives, the oscillator syncs off the trail edge of this pulse and a-coherent 100 Mhz pulse train known as the HS Clock is sent to all the FADC modules. After the oscillator syncs the Start Inhibit latch is set again to inhibit multiple starts. The length counter counts down at each HS Clock pulse. The FADC module block diagram is shown in Figure 5 . 
FASTBUS Operations
Usually at this point the host-will Read the Address Memory and decide which portions of the Data Memory are interesting and will read just these portions. The amplitude of the digitized waveform will be proportional to the velocity of the ionizing particle and the timing of the waveform will be proportional to the proximity of the particle to the sensing wires in the chamber.
SYSTEM TEST RESULTS
The system tests to date have shown a timing resolution sigma of 200 picoseconds. 
